You can access the distribution details by navigating to My Print Books(POD) > Distribution

Add a Review

DESIGN AND DEVELOPMENT OF EFFICIENT SRAM CELL BASED ON FINFET FOR LOW POWER MEMORY APPLICATIONS

Dr. Neeraj Kumar Misra, Prof. (Dr.) B. K. Sarkar, Prof. (Dr.) Reena Singh, Prof.(Dr.) Vandana Singh
Type: Print Book
Genre: Reference, Engineering
Language: English
Price: ₹550 + shipping
Price: ₹550 + shipping
Dispatched in 5-7 business days.
Shipping Time Extra

Description

The objective of this work is “DESIGN AND DEVELOPMENT OF EFFICIENT SRAM CELL BASED ON FINFET FOR LOW POWER MEMORY APPLICATIONS” The need for battery driven equipment is increasing each day like in sensors, wireless gadgets, cell phones and medical implants. It is required that these equipment consume less power during their operation to enhance the battery life. Hence to address this problem, there is a requirement for such a device that can handle the co-existence of low voltage and low power handling capacity. The work in this book has been carried out to suggest solutions to these challenges by proposing and implementing a novel device for both analog and digital applications .In this book, a low power and high performance 3D Quad Gate Stacked Nano-sheets FinFET (QG-SNS) device has been designed by adding an additional fourth gate to a tri-gate device and it has been modified to make fins as vertically stacked Nano-sheets. The prerequisite is that the physical parameters must have been calibrated. The designed device has been calibrated and optimized at 30 nm technology node on COGENDA Visual TCAD tool and Visual Fab tool. Simulations have been performed for VGS varying from 0 Volt to 1 Volt. The voltage at drain terminal is kept at 0.05 Volt and 1 Volt for linear and saturation modes respectively.

About the Authors

Dr. Neeraj Kumar Misra
Associate Professor
Vellore Institute of Technology (VIT) -AP University, India
Dr. Neeraj Kumar Misra is an Associate Professor at Vellore Institute of Technology (VIT) -AP University, India. He has more than 9-year experience in teaching and research. He is the Senior Member in IEEE. He did his Full-time Ph.D under the Teaching Education Quality Improvement Program (TEQIP-II), Government of India and a World Bank Fellowship from Dr. A.P.J. Abdul Kalam Technical University in the year 2017. He did his B.Tech from Integral University, and his Post-Graduation first class with distinction. He did PGD in Machine Learning & Artificial Intelligence from NIT Warangal. He has received a funded FDP grant from AICTE-ISTE INDUCTION/REFRESHER PROGRAMMES. titled ‘‘Pedagogy: Innovative Methods of Teaching and Learning’’ as single Coordinator. He is the inventor or co-inventor of 7 Indian patents published, 1-indian patent granted and 3 international patents granted. He is the author or a co-author of more than 50 papers published in SCI, Scopus, and peer-reviewed international journals, and conference proceedings. He has published 25-SCI papers in Springer, Elsevier, World Scientific, Taylor & Francis, Wiley, and IET, and a 15-Book Chapter in Springer. He is the author or a coauthor of 3 international books. He has published two paper in the highest impact factor as Journal of Energy Storage, Elsevier with impact factor 9.4 and Expert Systems with Applications, Elsevier with impact factor 8.5. Under his supervision 18 M.Tech (Completed) and 5 Ph.D (Ongoing) students completed degree. He has received the best paper award in International Conference on Advancement in signal processing & Integrated Networks (SPIN) at Amity University, Noida in the year 2011 and Best paper award in Springer sponsored International Conference on Micro/Nanoelectronics Devices, Circuits, and Systems at NIT Silchar, Assam, India in the year 2022. He has a professional member of ISTE, ACM, IAENG, IEEE, IRED, World Research Council, and IETE etc. His research interest is in Quantum computing, reversible computing, Fault-Tolerant Circuit Architecture, QCA technology, Nano-magnetic logic, DFT, and Low Power and Reliability-Aware VLSI circuits.

Prof. (Dr.) B. K. Sarkar (Patent Guru)

Prof. (Dr.) B. K. Sarkar (8059794469), Founder (04): 1-GEH Research LLP, 2-ADBIGA Innovation LLP, 3-BS5 Innovation & Development LLP, 4-VBR Innovation LLP. 1: Post.Doc. (Singapore), PhD. (CS) (IIT), M-Tech (CS) IIT, B-Tech (CS). 2: Total no National Patent =881 (Published: 881, Granted: 208). 3: Total no of International Patent= 122 (Published: 122, Granted: 80).4: Total no of Patent Commercialized: 26 (21L+ 23L+45L+5L+50L+. =77.44 Cr.).5: 12- Patent is under Process to commercialization: (3.0Cr, 45L, 72L,-=15.87Cr.) 6: Project Completed: 2300 Cr. (International, National Level).7: Running Project under Japan Govt. = (in Group) =567.00Cr. (International) 8: Consultancy Work Completed: 12Cr. (National, International)9: Book Published: International =20, Total no of E-Book= 12, 10: Member: JCET, IJCET, IJECRT, IETE, IJLTEMAS, ISTE, SMU, IIHT, Global-R/D.11: Total no of Research Paper: International-146, National-131.12: Total no of Awards: 20 (Best -Teachers, Researcher, Speakers…),13: Workshop/Guest Lectures/Visits/Seminar (Guide, Presented) = 157-IPR- Patent, 24- NBA, 25- NAAC, 21-US- Patent, 10-Start-up India, (National, International).14. Organized – (National, International): Awards Ceremony-45, Conference-31.), 15: YouTube Channel: Views and Subscribers Increased using Algorithm /Programming. Mobile: +91, 8059794469, and 8830121996 E- Mail: dr.bksarkar2003@yahoo.in

Prof. (Dr.) Reena Singh
Prof. (Dr.) Reena Singh, Post. Doc , Ph.D , M-Tech (CS),B-Tech(CS) ,Total on of Patent: 126, Funded Project Under: 356 Cr., Running Project Under Japan Govt.: 345Cr., Member: IETE, ISTE, GET, IJECRT -REVIEWERS , Email :dr.rsingh2014@gmail.com, Total no of Paper Published: 34 ( International/ National), Total no of Workshop Conducted, Attended: 06, 20 , Total no of Seminar Conducted ,Attended: 05, 16 ,Total no of Student Guide at ME/M-Tech=12 , Total no of Student Guide BE/ B-Tech=25, Book Published: National =02, International =01(ISBN: 978-613-9-2266-9) (Geh Press Publishing, USA) Book Prize=6850.00Rs.

Prof.(Dr.) Vandana Singh
Prof.(Dr.) Vandana Singh. Total on of Patent: 226, Funded Project Under: 156 Cr., Running Project Under Japan Govt.: 245Cr., Member: IETE, ISTE, GET, IJECRT -REVIEWERS , Email :dr.vsingh2014@gmail.com, Total no of Paper Published: 134 ( International/ National), Total no of Workshop Conducted, Attended: 16, 21 , Total no of Seminar Conducted ,Attended: 15, 26 , Book Published: National =12, International =09 (ISBN: 978-613-9-2266-9) (Geh Press Publishing, USA) Book Prize=850.00Rs.

Book Details

ISBN: 9788197286674
Publisher: GEH Press
Number of Pages: 159
Dimensions: 8.27"x11.69"
Interior Pages: B&W
Binding: Paperback (Perfect Binding)
Availability: In Stock (Print on Demand)

Ratings & Reviews

DESIGN AND DEVELOPMENT OF EFFICIENT SRAM CELL BASED ON FINFET FOR LOW POWER MEMORY APPLICATIONS

DESIGN AND DEVELOPMENT OF EFFICIENT SRAM CELL BASED ON FINFET FOR LOW POWER MEMORY APPLICATIONS

(Not Available)

Review This Book

Write your thoughts about this book.

Currently there are no reviews available for this book.

Be the first one to write a review for the book DESIGN AND DEVELOPMENT OF EFFICIENT SRAM CELL BASED ON FINFET FOR LOW POWER MEMORY APPLICATIONS.

Other Books in Reference, Engineering

Shop with confidence

Safe and secured checkout, payments powered by Razorpay. Pay with Credit/Debit Cards, Net Banking, Wallets, UPI or via bank account transfer and Cheque/DD. Payment Option FAQs.